An analytic virtual-source-based current-voltage model for ultra-thin
  black phosphorus field-effect transistors by Yarmoghaddam, Elahe et al.
An analytic virtual-source-based current-voltage model for ultra-thin black
phosphorus field-effect transistors
Elahe Yarmoghaddam,1, a) Nazila Haratipour,2 Steven J. Koester,2, b) and Shaloo
Rakheja1, c)
1)Electrical and Computer Engineering Department, New York University,
New York, NY 11201, USA
2)Department of Electrical and Computer Engineering, University of Minnesota,
Minneapolis, MN 55455, USA
In this paper, we develop an analytic physics-based model to describe current conduc-
tion in ultra-thin black phosphorus (BP) field-effect transistors (FETs). The model
extends the concept of virtual source charge calculation to capture the effect of both
hole and electron charges for ambipolar transport characteristics. The model com-
prehends the in-plane band-structure anisotropy in BP, as well as the asymmetry
in electron and hole current conduction characteristics. The model also includes the
effect of Schottky-type source/drain contact resistances, which are voltage-dependent
and can significantly limit current conduction in the on-state in BP FETs. Model
parameters are extracted using measured data of back-gated BP transistors with
gate lengths of 1000 nm and 300 nm with BP thickness of 7.3 nm and 8.1 nm, and
for the temperature range of 180 K to 298 K. Compared to previous BP models
that are validated only for room-temperature and near-equilibrium bias conditions
(low drain-source voltage), we demonstrate excellent agreement between the data and
model over a broad range of bias and temperature values. The model is also validated
against numerical TCAD data of top-gated BP transistors with a channel length of
300 nm. The model is implemented in Verilog-A and the capability of the model to
handle both dc and transient circuit simulations is demonstrated using SPECTRE.
The model not only provides a physical insight into technology-device interaction in
BP transistors, but can also be used to design and optimize BP-based circuits using
a standard hierarchical circuit simulator.
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I. INTRODUCTION
Over the past decade, two dimensional (2D) materials, including graphene,1–3 transition
metal dichalcogenides (TMDC),4,5 silicene,6,7 and germanane,8 have emerged as promising
candidates for future generations of nanoelectronic devices due to their excellent electrostatic
integrity, vertical scalability, and electronic properties that are considerably different from
those in their bulk parental materials.9–12 In graphene, carriers have a limited phase space
for scattering, which can allow quasi-ballistic transport at room-temperature.12–14 Several
high-frequency devices using graphene have been experimentally demonstrated such as radio-
frequency FETs, optical modulators, and photo-detectors.9 However, the use of graphene in
digital switching applications is challenging due to its low on-off current ratio, which results
from its zero band gap.15 On the other hand, TMDC-based FETs, with the band gap in
the range of (1− 2) eV, possess high on-off current ratios;12 however, the carrier mobility in
TMDCs is much lower than that in graphene.16
More recently, black phosphorus (BP) has emerged as one of the most interesting 2D
materials for high performance transistor applications.17,18 In its bulk form, BP exhibits a
band gap ≈ 0.3 eV, while in its monolayer form, the band gap increases to ≈ 2 eV.9,18,19
Additionally, the hole mobility in BP is reported to be as high as 1000 cm2/Vs at room-
temperature.18,20 Because of its puckered crystal structure, there exists a significant differ-
ence in the effective mass of carriers along the zigzag and armchair directions, with the
armchair direction featuring light mass of carriers.9,18,19,21 With its tunable band gap, band-
structure anisotropy, and high carrier mobility, BP is an excellent material to implement
digital transistors for both high-performance and low-power electronic applications.19,22
To understand, design, and simulate electronic circuits built with BP transistors, a
physics-based compact model of current conduction is needed.23 So far, only a few models
that describe current conduction in BP transistors have been reported in the literature24,25.
Prior BP FET models are mainly suited for near-equilibrium transport conditions, i.e. when
the drain-source bias, Vds, is comparable to the thermal voltage, φt = kBT/q (kB is Boltz-
mann constant, T is the operating temperature, and q is the elementary charge). Moreover,
these models also do not include the effect of interface traps and non-linear contact resis-
tances, which are important to interpret experimental data. The 2D FET models reported
elsewhere either introduce significant empiricism in their approach due to thermally acti-
vated and hopping-based transport,26–28 or suffer from a limitation of not being able to
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reproduce the ambipolar characteristics. For example, the current-voltage (I-V) model for
short-channel 2D transistors presented in Ref. 29 focuses mainly on intrinsic current conduc-
tion, while extrinsic effects due to contacts and traps are not included. The drift-diffusive
I-V model presented in Ref. 30 is based on the calculation of the surface potential throughout
the channel. However, the desired error-tolerance in the calculation of the surface potential
must be in the range of sub-nV, which makes this model susceptible to convergence issues.
Additionally, the broad-bias validity of the model in Ref. 30 requires numerical integration,
which increases the computational complexity of the proposed model. As such, the model
fit to experimental data has been demonstrated only for a limited bias range (gate-source
bias greater than -1.5 V for transfer characteristics and drain-source bias of -1.2 V for out-
put characteristics). Models based on the Landauer transport theory31,32 have also been
reported in the literature.24,25 In Ref. 24, a Schottky-barrier (SB) model to describe current
conduction in off-state is developed. This model is extended in Ref. 25 to cover the on-
state regime by including the channel transmission. However, this model is not suited for
broad-bias circuit simulations as its validity is restricted to Vds ≤ 10 mV at 300 K. We also
note that none of the existing compact models for BP transistors has been implemented in
Verilog-A to enable device-circuit co-design and optimization.
In this paper, we present an analytic I-V model of BP transistors to capture the ambipolar
nature of current conduction over a broad range of bias voltages and temperatures. This
model is based on the calculation of channel charges at the virtual source and is an extension
of the previously published ambipolar virtual-source model applicable for graphene FETs.23
This paper extends the model in Ref. 23 in the following key ways. First, the threshold
voltage, Vt, for electron and hole conduction is redefined due to the FET structure under
study. Second, to handle the nonlinear behavior of Schottky source/drain contacts, we
develop a new contact resistance model. Third, the model is extended to capture the low-
temperature behavior of BP FETs. The model is validated by applying it to study BP FETs
with gate lengths of 1000 nm and 300 nm and with BP thickness of 7.3 nm and 8.1 nm.
This model has been implemented in Verilog-A and is used to simulate the circuit behavior
of BP-based inverters and ring oscillators.
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II. MODEL DESCRIPTION
In transistors with ambipolar current conduction, the net drain-source current, Ids, for a
given device width, W , is given as23
Ids = Ielec + Ihole, (1a)
Ielec = WQx0,evx0,eFsat,e, (1b)
Ihole = WQx0,hvx0,hFsat,h. (1c)
Note all quantities calculated at the top-of-the-barrier or the virtual source (VS) are denoted
with the subscript x0. In the above equation, Qx0,e and Qx0,h are the electron and hole
charges, respectively, at the VS point in the channel (see Section II A for details.) The
velocities, vx0,e and vx0,h, are the electron and hole saturation velocities, respectively. The
functions, Fsat,e and Fsat,h empirically capture the transition between linear and saturation
regimes for the electron and hole branches, respectively. Per this model, it is assumed that
there exist two VS points at opposite ends in the channel for electrons and holes. Unlike
graphene FETs in which electron and holes typically have similar mobilities and velocities,
BP FETs feature different physical properties for electrons and holes. As a result of this
difference, vx0,e (Fsat,e) and vx0,h (Fsat,h) are treated separately in this paper. Moreover, in
current state-of-the-art technology, the carrier mean free paths in BP FETs are on the order
of few 10’s of nanometers. Given that the devices under study have gate lengths on the
order of several 100’s of nanometers, we expect transport to be collision dominated33. As
such, the velocities in Eq. (1) are treated as saturation velocities, rather than as injection
velocities in the quasi-ballistic transport. This modified interpretation of vx0 is similar to
that reported in Ref. 34 to handle transport in long-channel gallium nitride transistors using
the VS model.
The empirical function Fsat,i (i = e/h for electrons/holes) is given as
23
Fsat,i =
Vdsi/Vdsat,i(
1 +
(
Vdsi/Vdsat,i
)βi)1/βi . (2)
In this function, Vdsi is the intrinsic drain-source voltage drop in the channel, βi is an
empirical parameter, typically in the range of 1.5 to 2.5, and is obtained upon calibration
with experimental data, and Vdsat,i = vx0,iL/µi is the drain-source voltage at which the
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current conduction changes from linear to saturation regimes. Here, L is the channel length
and µi is the mobility of carriers. Details of mobility and its temperature dependence are
presented in Section III.
All quantities in Eq. (1) vary with Vgsi and Vdsi, which are the intrinsic gate-source and
drain-source voltages, respectively. Intrinsic voltages are given as23
Vgsi = Vgs − (IelecRelec + IholeRhole) , (3a)
Vdsi = Vds − 2 (IelecRelec + IholeRhole) , (3b)
where Vgs and Vds denote the external gate-source and drain-source voltage drops, respec-
tively. Contact resistances corresponding to electron and hole branches are denoted as Relec
and Rhole, respectively. Section II B presents the analytic model of contact resistances.
A. Channel charge model
The analytic model of electron and hole charges in Eq. (1), adapted from Ref. 23, are
reproduced here for completeness and to drive the discussion that follows.
Qx0e = Cgneφt log
(
1 + exp
(
Vgsi − Vte
neφt
))
, (4a)
Qx0h = Cgnhφt log
(
1 + exp
(
Vdgi + Vth
nhφt
))
, (4b)
where Cg is the gate-channel capacitance in strong inversion, Vte (Vth) is the threshold voltage
of electron (hole) branch, ne (nh) is the non-ideality factor of the electron (hole) branch,
Vdgi = Vdsi − Vgsi. The gate-channel capacitance is Cg = ox/CET , where ox is the oxide
permittivity, and CET is the capacitance equivalent thickness of the oxide. For thick oxides,
CET is approximately equal to the physical thickness of the oxide, tox. The non-ideality
factor incorporates the effect of punch-through (nd) and is given as ne(h) = n0e(h) +nde(h)Vdsi.
Here, n0 is the value of the non-ideality factor when Vdsi → 0.
The threshold voltage of the electron and hole branches is given as
Vte = Vmin0 + ∆Ve − αeφtFFe, (5a)
Vth = Vmin0 −∆Vh + αhφtFFh. (5b)
Here, Vmin0 corresponds to the ambipolar (minimum-conductivity) point at Vds = 0 V, ∆V
approximates the effect of interface traps, and αe and αh are empirical fitting parameters.
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The functions FFe and FFh are logistic functions that control the change in the threshold
voltage between weak inversion and strong inversion regimes and are given as
FFe =
1
1 + exp

Vgsi −
(
Vte − αeφt
2
)
α′eφt

, (6a)
FFh =
1
1 + exp

Vdgi +
(
Vth +
αhφt
2
)
α′hφt

. (6b)
Here, α′e and α
′
h are introduced as additional fitting parameters to adjust the rate and
smoothness of transition of the threshold voltage between its weak inversion and strong
inversion limits. Typical values of αe/αh and α
′
e/α
′
h are in the range of 3-11, depending on
the channel length and the type of carriers.
Unlike graphene FETs in which the ambipolar point voltage does not shift with Vds,
35 in
BP FETs, the ambipolar point voltage shows strong dependence on Vds.
18,36,37 Additionally,
the thickness of the BP flakes studied in this work is less than 10 nm, which results in a
narrow band gap of BP and a significant carrier injection at the drain end. Therefore, the on-
off current ratio decreases by over two orders of magnitude as |Vds| increases (see Section IV
on Results). The dependence of Vmin0 on Vds and the degradation in on-off current ratio
with Vds can be captured using the following equation:
∆Ve(h) = ∆1e(h) −∆2e(h)Vdsi −∆3e(h)V 2dsi, (7)
where ∆1e(h), ∆2e(h), and ∆3e(h) are extracted from experimental calibration. The threshold
voltage model uses 11 parameters, out of which seven parameters: Vmin0, ∆1e(h), ∆2e(h), and
∆3e(h), can be extracted from the transfer curves by measuring the change in the threshold
voltage with Vdsi (see Appendix A for details.) The remainder four parameters: αe(h), α
′
e(h)
are tweaked in the range around 3-11 to match the transition between the on and off charac-
teristics of the transistor, as well as to adjust the smoothness of the device transconductance.
The validation of the charge model and gate capacitance against numerical data is discussed
in Appendix C.
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B. Contact resistance
The parasitic resistances associated with source and drain contacts in BP FETs are bias-
dependent, nonlinear resistances. This is because at the interface between the contact metal
and the BP channel, a Schottky barrier is formed, which shows a strong bias dependence.38–40
The current, ISB, through a Schottky barrier (SB) for a given voltage drop VSB across it
is given as38,41
ISB = AjunART
2 exp
(
−φB
φt
)[
exp
(
VSB
ηSBφt
)
− 1
]
, (8)
where Ajun is the effective junction area of the SB contact, AR is the Richardson constant,
and φB is the SB height. For purely thermionic emission at the SB contact, the non-ideality
factor ηSB = 1. For other types of current conduction, such as thermally assisted tunneling
and Fowler–Nordheim tunneling, ηSB > 1. Other factors that may lead to ηSB > 1 include
bias dependence and image force lowering of the SB height, generation and recombination
of carriers at the SB contact, and in-homogeneity of the junction.41 Equation (8) shows that
the SB current is exponentially dependent on the SB height and the voltage drop across
the barrier. The analytic model of contact resistance developed here captures these key
aspects of current conduction through an SB contact. Moreover, in back-gated BP FETs
we study, the region underneath the contacts is intrinsically p-doped. The application of a
large negative gate voltage increases the hole doping under the contacts, which leads to a
narrower barrier for hole injection and reduces the contact resistance corresponding to the
hole branch.
To fully understand the effect of SB contacts on current conduction, we focus on the
various paths in Fig. 1 that the carriers, once injected from the contacts, can take through
the BP channel. In this figure, solid and dashed lines represent the flow of electrons and
holes, respectively, through the channel. Note that in the model, we call electrical source as
the terminal with lower voltage and electrical drain the terminal with higher voltage.
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FIG. 1. Possible carrier transport paths in the channel. Solid and dashed lines represent the flow
of electrons and holes, respectively, through the channel. Note that the figure is not drawn to scale.
In Fig. 1, path 1 for electrons and path 2 for holes are transparent for all values of Vgs
when Vds >0. For Vds >0, Vgs >0, and Vds < Vgs, paths labeled as 3 and 4 are unavailable for
electron conduction. Likewise for hole, paths labeled as 5 and 6 are cut-off. Hence, we can
conclude that for Vds < Vgs, the only way carriers can be transported between the contacts
is through the paths labeled as 1 and 2 in Fig. 1. Results of this discussion are summarized
in Table I.
TABLE I. Possibility of different carrier transport paths in a Schottky barrier back- gated MOS-
FET for Vds > 0, Vgs > 0 and Vds < Vgs.
Carrier From To Path Possibility
Electron Source Drain 1 3
Electron Source Drain 3 7
Electron Drain Source 4 7
Hole Drain Source 2 3
Hole Source Drain 5 7
Hole Drain Source 6 7
Next, we consider the case when Vgs < Vds, Vds > 0, and Vgs > 0. In this case, in addition
to paths labeled as 1 and 2 in Fig. 1, there exist path 3 for electron conduction and path 6
for hole conduction. Results are summarized in Table II.
An appropriate bias-dependent model of the SB contact resistance in BP FETs must
comprehend the distinct behavior for Vgs > Vds and Vgs < Vds regimes of transport when
Vds > 0 and Vgs > 0. When Vds > 0 and Vgs < 0 the possible carrier transport paths are the
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TABLE II. Possibility of different carrier transport paths in a Schottky barrier back- gated MOS-
FET for Vds > 0, Vgs > 0, and Vds > Vgs.
Carrier From To Path Possibility
Electron Source Drain 1 3
Electron Source Drain 3 3
Electron Drain Source 4 7
Hole Drain Source 2 3
Hole Source Drain 5 7
Hole Drain Source 6 3
same as the results of the Table I. Note that the bias dependence of SB contact resistance
is exacerbated for hole conduction. This is because of the use of Ti as the metal contact in
the experimental BP FET devices examined here. Compared to metals, such as Pd or Ni,
Ti has a much lower work-function, which gives rise to a larger SB height and, therefore,
large contact resistance values.10,42 Also, the effect of contact resistance corresponding to
hole conduction becomes especially significant in short channel devices in which the contact
resistance could easily dominate the total drain-source resistance, limiting the maximum
available current through the device.43 Here, we assume that Relec is a bias-independent,
linear resistance. This is justified because of the p-type background doping in the devices
under study.
The hole branch contact resistance assuming both ohmic resistance and the formation of
the SB barrier at the metal/BP interface is given as
Rhole = Rohmic,1FFR +Rohmic,2 (1− FFR)︸ ︷︷ ︸
Ohmic contact resistance
+
(
R01FFR +R02 (1− FFR)
)
exp
(
aVgsi
)︸ ︷︷ ︸
Schottky barrier resistance
, (9)
where a = a1FFR + a2 (1− FFR) .
In the above set of equations, we use the logistic function FFR to model the drain-bias
dependence of various parameters. This function is similar to the FFe/FFh logistic function
used in Eq. (6) and is given as
FFR =
1
1 + exp
(−Vdsi + V0
γ
) , (10)
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where γ is used to adjust the sharpness of transition between two different bias regions, and
V0 is the drain-gate voltage at which additional paths for current conduction between the
contacts are introduced (see Fig. 1 and the discussion.) This voltage is given as
V0 = V01FFh + V02 (1− FFh) , (11)
where V01 and V02 are fitting parameters, and FFh is given in Eq. (6b). The model for Rhole
described here captures the exponential dependence on Vgsi as expected for SB contacts.
Moreover, the model can also explain the drain-bias dependence of the contact resistance,
following the discussion pertinent to Fig. 1. The contact resistance model introduces 10
parameters: Relec, Rohmic,1, Rohmic,2, R01, R02, V01, V02, γ, a1, a2. The methodology to
extract the contact resistance parameters from experimental data is presented in Appendix
A.
III. EFFECT OF TEMPERATURE
The main model parameters that are affected by temperature include the mobility, sat-
uration velocity, non-ideality factor, and threshold voltage. Below we discuss the models to
capture the temperature dependence of the various parameters.
a. Mobility: Experimentally measured mobility of carriers in 2D materials is gener-
ally much lower than that predicted theoretically based on phonon-dominated collision.
Mobility degradation in 2D materials results from defects and charged impurities at room
temperature.44–47 Previous published works indicate that the mobility of carriers in BP fol-
lows a power law relationship with respect to temperature (T ). That is, µ ∝ T−ξµ for T >100
K22,44,48,49 with ξµ typically in the range of -0.4 to 1.2 based on the type and concentration
of carriers, BP crystal orientation, and the dielectric environment of the sample.44 In this
paper, we use a constant carrier mobility model with temperature dependence given as
µe/h = µ298,e/h
(
298
T
)ξµ,e/h
. (12)
Here, µ298,e/h is the value of the mobility of carriers at 298 K. As a result of the weakened
polarization charge screening for oxides with a high dielectric constant, such as HfO2, we
expect the temperature dependence of mobility in BP devices under study to be weak.44 As
such, ξµ,e/h is expected to be in the range of 0.01 to 0.3.
The effect of carrier concentration on mobility, as demonstrated in recent experimental
work,50 is studied in Appendix B. However, for validation of the model against experimental
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data, we consider a constant carrier mobility model as in the equation above. This allows
us to restrict the number of model parameters without compromising the quality of the
model fits while also providing reasonable estimates of extracted parameters (see Sec. IV on
results.)
b. Saturation velocity: The saturation velocity of carriers in BP is expected to decrease
with an increase in temperature due to enhanced phonon-dominated scatterings.51 Here, we
model vx0 of both electrons and holes using a linear equation in the range of 180 K to 298
K. This model is similar to that used previously.51
vx0,e/h = vx0,298,e/h − ξv,e/h (T − 298) , (13)
where vx0,298,e/h is the saturation velocity of carriers at 298 K, and ξv,e/h is the temperature
coefficient of saturation velocity. Typical value of ξv is in the range of 50 to 100 m/sK.
c. Non-ideality factor: At low Vds, sub-threshold slope is modeled as SS = 2.3nφt
where n is the non-ideality factor defined previously as n = n0 + ndVdsi. Experimental
results in Section IV indicate that for low-Vds, SS is linearly proportional to temperature,
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implying that n0 is independent of temperature. At high Vds, tunneling current through
the drain contact dominates, and the dependence of SS on temperature becomes sub-linear.
This behavior can be reproduced by considering a linear temperature variation in the punch-
through factor, nd:
nd,e/h = nd,298,e/h − ξnd,e/h (T − 298) , (14)
where nd,298,e/h is the value of punch-through factor at 298 K, and ξnd,e/h captures the tem-
perature sensitivity of nd. Typical values of ξnd,e/h are in the range of 0.009 to 0.025 1/VK.
d. Threshold voltage: The temperature dependence of threshold voltage is introduced
in the parameter ∆1,e/h used in Eq. (7) according to
∆1,e/h = ∆1,298,e/h − ξ∆1,e/h (T − 298) , (15)
∆1,298,e/h is the value of the parameter at T = 298 K, and ξ∆1,e/h captures the tempera-
ture dependence of ∆1,e/h and it is on the order of 10
−3. The linear variation of ∆1,e/h
with temperature reproduces experimental and numerical results accurately as discussed in
Section IV.
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IV. RESULTS
The analytic I-V model developed here has 39 parameters, out of which 20 (11) param-
eters correspond to hole (electron) conduction, and 8 parameters (4 parameters for each
carrier type) model the temperature sensitivity of current conduction. These models can
be obtained through a systematic experimental validation methodology as explained in Ap-
pendix A.
There are four datasets available from experimental measurements and numerical simu-
lation using the TCAD simulation tool Sentaurus from Synopsys.52 The first two datasets
correspond to the back-gated BP FETs with Schottky source/drain contacts which are fab-
ricated at the University of Minnesota. In these two datasets, the BP flakes are exfoliated
from the bulk crystal and transferred onto the local back gates. The gate dielectric is HfO2
with a thickness of 15 nm, and the gate metal is Ti(10 nm)/Pd(40 nm). The source and
drain contacts are Ti (10 nm)/Au (90 nm). The device is passivated using 20-30 nm of
Al2O3 to protect BP from atmospheric degradation. Additional fabrication details are given
in Ref. 18. The third and fourth dataset are obtained numerically by simulating top and
back-gated BP FETs with Schottky source/drain contacts to show model validity for both
FETs structures. Model parameters extracted for all datasets are listed in Tables III and
IV.
For all datasets that are discussed in this section, we refer to the terminal that is grounded
as the source terminal (Vs = 0 V) and the drain terminal is biased at negative voltages (Vd <0
V). Note that this terminology of labeling the source/drain contacts is different from that
followed conventionally, but it does not impact the interpretation of the model and the
results. The implementation of the model in Verilog-A, SPICE circuit simulations, and
Gummel symmetry test are presented in Appendix D.
A. Dataset 1
Dataset 1 corresponds to back-gated BP FETs with L = 1 µm, W = 7.32 µm, tBP = 7.3
nm, tox = 15 nm, with rotational angle 42
◦ (rotational angle 0◦ is defined along the zigzag
direction and 90◦ is along the armchair direction.) Model fits to experimental transfer curves
(Ids-Vgs) and transconductance (gm = ∂Ids/∂Vgs) for a broad range of Vds values at 298 K are
shown in Figs. 2 (a) and (b). Figures 2 (c) and (d) show the model fits to measured output
curves (Ids-Vds) and output conductance (gd = ∂Ids/∂Vds) for a broad range of Vgs values
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Dataset 1: L = 1 µm, W = 7.32 µm, tBP = 7.3 nm, tox = 15 nm, with rotational angle
42◦, and T = 298 K
1
FIG. 2. Model fit to the experimental dataset 1 at room temperature: (a) transfer characteristics
(Ids-Vgs), (b) transconductance (gm = ∂Ids/∂Vgs), (c) output characteristics (Ids-Vds), and (d)
output conductance (gd = ∂Ids/∂Vds). Solid lines are model fits, while symbols correspond to
experimental data.
at 298 K. The model provides an excellent fit to the measured data and has the required
smoothness of current derivatives as expected of compact models. The maximum output
current in this dataset is less than 100 A/m obtained at Vgs = Vds = -2.5 V. Due to its
limited on-current, the effect of contact resistance is not discernible. As such, we are able
to fit measured data with negligible contact resistance. Neglecting the contact resistance
also allows us to extract values of carrier mobility and velocity that are within the expected
range for this set of BP FETs.
We further validate this dataset using the model at T = 280 K, 240 K, 200 K, and 180 K.
Results are shown in Fig. 3. For all temperatures considered here, the maximum measured
13
Dataset 1: L = 1 µm, W = 7.32 µm, tBP = 7.3 nm, tox = 15 nm, with rotational angle 42
◦ at
different temperatures.
1
FIG. 3. Model fit to the experimental dataset 1 at T = (a) 280 K, (b) 240 K, (c) 200 K, and
(d) 180 K for Vds : -0.1, -0.2, -1, -1.5, -2, and -2.5 V. Solid lines are model fits, while symbols
correspond to experimental data.
current stays under 100 A/m, which can be explained by neglecting the contact resistances.
The slight increase in on-current with a reduction in temperature is due to the increase
in carrier saturation velocity. The dependence of SS on temperature for this dataset is
examined in Fig. 4. This figure shows that at low Vds, SS decreases at lower temperature,
while at high Vds, SS is nearly independent of temperature. Hence, the assumption that n0
is independent of temperature and that nd varies linearly with temperature (Eq. (14)) is
justified.
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Dataset 1: L = 1 µm, W = 7.32 µm, tBP = 7.3 nm, tox = 15 nm, with rotational angle 42
◦
FIG. 4. Experimental data for transfer characteristics (Ids-Vgs) of dataset1 for Vds = −0.1,−2.5
V at different temperatures. Solid line, dotted line, dash-dot line, and dashed line correspond to
the T = 298 K, 240 K, 200 K, and 140 K, respectively.
Dataset 2: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, with rotational angle of 40
◦.
FIG. 5. Transfer characteristics (Ids-Vgs) of dataset 2 with constant Rhole and Relec at room
temperature. Solid lines are model fits, while symbols correspond to experimental data.
B. Dataset 2
The second dataset corresponds to back-gated BP FETs with L = 0.3 µm, W = 3.16
µm, tBP = 8.1 nm, tox = 15 nm, and rotational angle of 40
◦. Unlike dataset 1, where the
effect of contact resistances is not evident due to the low on-current of the device, a proper
consideration of contact resistances is required to interpret dataset 2. This is because the
channel length of the device in dataset 2 is 3× smaller than that of the device analyzed in
dataset 1. Assuming a constant value for Rhole = 21 ×10−4 Ωm, the fit of the model to
15
Dataset 2: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, with rotational angle of 40
◦,
and T = 298 K.
1
FIG. 6. Model fit to the experimental dataset 2 at room temperature: (a) transfer characteristics
(Ids-Vgs), (b) transconductance (gm = ∂Ids/∂Vgs), (c) output characteristics (Ids-Vds), and (d)
output conductance (gd = ∂Ids/∂Vds). Solid lines are model fits, while symbols correspond to
experimental data.
measured Ids− Vgs data is shown in Fig. 5. The figure clearly shows that a constant Rhole is
inadequate to explain the experimental data. A higher value of Rhole for Vgs > −2.1 V and
a lower value of Rhole for Vgs < −2.1 V can significantly improve the fit quality. Therefore, a
bias-dependent nonlinear model of Rhole is necessitated in this case as discussed in Sec. II B.
Model fits to the experimental I-V, transconductance, and output conductance data for
the dataset 2 are shown in Figs. 6 (a)-(d). Model parameters extracted from this fit are
listed in Table III. The validation of the model at various temperatures T = 280, 240, 200,
and 180 K for dataset 2 is shown in Fig. 7. Because of the lack of experimental data at low
temperatures, we only focus on Vds ≤ −1 V. The model provides an excellent match with
16
Dataset 2: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, with rotational angle of 40
◦.
1
FIG. 7. Model fit to the experimental dataset 2 at T = (a) 280 K, (b) 240 K, (c) 200 K, and
(d) 180 K for Vds : -1, -1.5, -2, and -2.5 V. Solid lines are model fits, while symbols correspond to
experimental data.
experimental data over broad bias and temperature range for this device.
C. Datasets 3 and 4
The last two datasets are obtained through numerical simulations using the TCAD tool
Sentaurus for top-gated and back-gated BP FETs with channel length L = 0.3 µm, W = 3.16
µm, tBP = 8.1 nm, top-oxide thickness, tox,top = 10 nm and back-oxide thickness tox,back = 15
nm, and source/drain contact length, Lcont = 1.16 µm. In Sentaurus, the Poisson and current
continuity equations are solved self-consistently for both the contact and channel regions
under the drift-diffusion approximation. Since Sentaurus does not provide parameters for
2D materials, we use previously published results obtained from experimental and theoretical
calculations summarized in table V.12,18,24 The Schottky contact is defined as a boundary
17
Dataset 3: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox,back = 15 nm, tox,top = 10 nm,
Lcont = 1.16 µm, and T = 298 K
1
FIG. 8. Model fit to the numerical dataset 3 at room temperature: (a) transfer characteristics
(Ids-Vgs), (b) transconductance (gm = ∂Ids/∂Vgs), (c) output characteristics (Ids-Vds), and (d)
output conductance (gd = ∂Ids/∂Vds). Solid lines are model fits, while symbols correspond to
numerical data.
condition between the contacts and the semiconductor. The work function of the metal
contact is chosen as φm = 4.046 eV, and the electron affinity of BP is χBP = 3.655 eV.
18
Besides the thermionic emission, thermally assisted and direct tunneling through the SB are
also considered using a non-local tunneling model.53 In this simulation, we ignore the effects
of traps and carriers generation and recombination.
Model fits to the numerical I-V, transconductance, and output conductance data for the
dataset 3 are shown in Figs. 8 (a)-(d). Model fits corresponding to dataset 4 also shown an
excellent agreement with the data, but are omitted for brevity. Model parameters extracted
from this fit are listed in Table IV. Also, the validation of the model at various temperatures
18
Dataset 3: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox,back = 15 nm, tox,top = 10 nm, and
Lcont = 1.16 µm.
1
FIG. 9. Model fit to the numerical dataset 3 at T = (a) 280 K, (b) 240 K, (c) 200 K, and (d)
180 K for Vds : -0.1, -1.5, -2, and -2.5 V. Solid lines are model fits, while symbols correspond to
numerical data.
T = 280 K, 240 K, 200 K, and 180 K for dataset 3 is shown in Fig. 9. The model accurately
predicts the I-V characteristics over broad bias and temperature range for this dataset. The
main difference between the top- and back-gated structures is that the contact resistances
are linear in the top-gated structure. This is because the transport path for carriers does
not depend on the applied bias (see Appendix C for details.)
For all datasets, we observe that µhole > µelec, which is in agreement with experimen-
tal results previously reported in various BP FETs.12,18,54,55 The extracted values of carrier
mobility, unfortunately, are notably smaller than those reported in prior work.12,22,49,56 Yet,
the mobility values of these devices are very close to those extracted from gm measurements
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TABLE III. Model parameters for datasets 1 and 2 (experimental).
Dataset 1 Dataset 2
Model parameter Electron Hole Electron Hole
Carrier mobility at 298 K, µ298 (cm2/Vs) 19 49 40 60
Temperature dependence for mobility, ξµ (unit-less) 0.01 0.17 0.2 0.3
Carrier saturation velocity at 298 K, vx0,298 (m/s) 0.5× 104 1.5× 104 1.5× 104 2× 104
Temperature dependence for saturation velocity, ξv (m/sK) 50 50 50 50
Non-ideality factor, n0 (unit-less) 7 7.5 5.4 2.5
Punch-through factor at 298 K, nd,298 (1/V) 0.12 3.42 3 3.5
Temperature dependence for punch-through factor, ξnd (1/VK) 0.025 0.02 0.009 0.013
Shift in threshold voltage for charge trapping at 298 K, ∆1,298 (V) 0.67 1.02 1.02 0.71
Temperature dependence for ∆1, ξ∆1 (V/K) 1.2× 10−3 −1.64× 10−3 0.44× 10−3 0
Shift in ambipolar point at high |Vds|, ∆2 (1/V) 0.14 0.52 1.05 0.79
Threshold voltage adjustment parameter at high |Vds|, ∆3 0.002 0.083 0.4 0.28
Ambipolar point at Vds = 0, Vmin0 (V) 0.162 0.162 0.181 0.181
Adjustment the smoothness of Vte(h) transition, α
′ (unit-less) 9 9 4 6
Shift in the Vte(h) in sub-threshold and strong inversion, α (unit-less) 3 3 2 6
Empirical parameter for Fsat, β (unit-less) 1.5 1.5 1.5 2
Contact resistance at 298 K, Relec(hole) (Ω-m) 10
−8 10−8 65× 10−4 —
Contact ohmic resistance, Rohmic1(2) (Ω-m) — — — 3× 10−4(14× 10−4)
Schottky barrier resistance coefficient, R01(2) (Ω-m) — — — 0.105(0.014)
Gate voltage dependence for Schottky barrier resistance, a1(2) (1/V) — — — 2.053(1.39)
Transition point between two different transport paths, V01(2) (V) — — — 0(0.452)
Adjustment the smoothness of Rhole, γ (V) — — — 0.67
of similar devices fabricated at the University of Minnesota.36,37 The reason for low mobil-
ity values in these samples is attributed to a combination of interface scattering, remote
phonon scattering from the gate dielectric and the substrate, defects, and charged impu-
rity scattering.36,44However, recent experimental work has demonstrated that the carrier
mobility in back-gated BP FETs with HfO2 dielectric can be improved to 165 cm
2/Vs at
room-temperature by optimizing the fabrication method.50 The extracted values of the sat-
uration velocity of carriers are also in agreement with those reported in prior work.51,57,58
As a result of the large effective mass of electrons in BP, the model correctly predicts that
vx0,e < vx0,h.
51
V. CONCLUSION
In this work, we develop a virtual-source-based analytic model to describe ambipolar
current conduction in BP transistors over a broad range of bias and temperature values.
The model comprehends the nonlinearity and the bias-dependence of Schottky source/drain
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TABLE IV. Model parameters for datasets 3 and 4 (numerical).
Dataset 3 Dataset 4
Model parameter Electron Hole Electron Hole
Carrier mobility at 298 K, µ298 (cm2/Vs) 110 145 110 145
Temperature dependence for mobility, ξµ (unit-less) 0.05 0.15 — —
Carrier saturation velocity at 298 K, vx0,298 (m/s) 2.9× 104 3.9× 104 2.9× 104 3.9× 104
Temperature dependence for saturation velocity, ξv (m/sK) 50 50 — —
Non-ideality factor, n0 (unit-less) 2.5 2.5 6 3
Punch-through factor at 298 K, nd,298 (1/V) 2.5 1 3 1
Temperature dependence for punch-through factor, ξnd (1/VK) 0.0152 0.016 — —
Shift in threshold voltage for charge trapping at 298 K, ∆1,298 (V) 0.69 0.73 2 1
Temperature dependence for ∆1, ξ∆1 (V/K) 0.76× 10−3 0.5× 10−3 — —
Shift in ambipolar point at high |Vds|, ∆2 (1/V) 0.62 0.37 0.59 0.6
Threshold voltage adjustment parameter at high |Vds|, ∆3 (1/V2) 0.2 0.105 0.1 0.5
Ambipolar point at Vds = 0, Vmin0 (V) 0.02 0.02 0.17 0.17
Adjustment the smoothness of Vte(h) transition, α
′ (unit-less) 3.9 9 4 11
Shift in the Vte(h) in sub-threshold and strong inversion, α (unit-less) 2 5 2 5
Empirical parameter for Fsat, β (unit-less) 2 2 2 2
Contact resistance at 298 K, Relec(hole) (Ωm) 10
−4 2× 10−4 65× 10−4 —
Contact ohmic resistance, Rohmic1(2) (Ωm) — — — 5× 10−3(3× 10−3)
Schottky barrier resistance coefficient, R01(2) (Ωm) — — — 0.183(0)
Gate voltage dependence for Schottky barrier resistance, a1(2) (1/V) — — — 6(—)
Transition point between two different transport paths, V01(2) (V) — — — 0(2)
Adjustment the smoothness of Rhole, γ (V) — — — 0.17
TABLE V. BP parameters used for TCAD simulation obtained from the literature12,18,24
Band gap (eV) 0.69
Electron effective mass (unit-less) 0.15 (armchair direction)
1.18 (zigzag direction)
Hole effective mass (unit-less) 0.14 (armchair direction)
0.89 (zigzag direction)
Dielectric constant (unit-less) 8.3
Electron affinity (eV) 3.655
contacts, which is necessary to explain the I-V behavior of short-channel back-gated BP
transistors. The model can also capture the low-temperature transport in BP transistors.
To accomplish this, key parameters such as the carrier mobility, saturation velocity, punch-
through factor, and threshold voltage are modeled as simple temperature-dependent func-
tions. The accuracy of the model is demonstrated by applying to top- and back-gated BP
transistors with channel lengths of 1000 nm and 300 nm with temperature from 300 K to 180
21
K. The smoothness of the current and its derivatives is guaranteed in the model, thus satis-
fying a key criteria for compact models. Since the model is based on threshold-voltage-based
current calculation, it does not require a self-consistent solution based on surface potential.
As such, the model is computationally less expensive and suitable to simulate and optimize
BP-based circuits.
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Appendix A: Extraction methodology of model parameters
The parameter extraction begins by identifying the Dirac point (minimum conductivity),
Vmin0, at Vds = 0 V. The values of ∆1e(h), ∆2e(h), and ∆3e(h) are determined by matching the
Dirac point from experimentally measured transfer curves and the model at all Vds values.
As shown in Fig. 2(a) in Sec. IVA, the Dirac point voltage is a strong function of Vds which
varies from 0.06 V for Vds = −0.1 V to −1.14 V for Vds = −2.5 V.
The on-off current ratio is about 400 at Vds = −0.1 V. However, the on-off current ratio
is as low as 4 at Vds = −2.5 V. This implies that the device is nearly always on at high
Vds. This behavior can be explained by observing that even when the current due to hole
conduction drops, the electron branch current increases, preventing the device from turning
off at high Vds. By using an appropriate model of the electron and hole threshold voltages as
in Eq. 7, we can capture the on-off device behavior in both equilibrium and off-equilibrium
transport conditions. With ∆3h 6= 0 (positive value), we can model the decrease (increase)
in Vte(h) at large negative Vds values. Figure. 10(a) plots the hole threshold voltage (Vth)
predicted by the model for the first dataset as a function of Vdsi for ∆3h 6= 0 (solid line), and
∆3h = 0 (dashed line). With ∆3h = 0, we see that Vth monotonically decreases with Vdsi,
which is not the desired behavior. The transfer characteristics of the device using ∆3h = 0
and other parameters as listed in Table III are plotted in Fig. 10(b). The figure shows a
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poor match between the model and experimental data at highly negative Vds.
The transfer curve experimental data is used to obtain the values of the non-ideality
factor (n0) at Vds = 0 V. Similarly, the punch-through factor (nd) can be obtained from ex-
perimental data by measuring the sub-threshold slope (SS) at various Vds values. Moreover,
the effective mobility values of these devices are chosen very close to those extracted from
gm measurements of similar devices fabricated at the University of Minnesota.
36,37 The ex-
tracted values of the saturation velocity of carriers are also in agreement with those reported
in prior work.51,57,58
In this model, βe/h and αe/h are empirical fitting parameters, and according to previous
published works for VS model,23,59,60 their values are tuned within a range of 1.5 to 2 and
2 to 6, respectively. Prior VS models have shown that the parameter α′e/h is of the same
order of magnitude as αe/h. Figure 10 (c) shows the transconductance of dataset 1 by
using α′e/h = 0.5αe/h, which is the typical value of α
′
e/h in prior VS models. All other fitting
parameters are the same as those listed in Table III. This figure shows that for α′e/h = 0.5αe/h,
the transconductance displays several kinks, which can be smoothed by using a slightly larger
value of α′e/h as listed in Table III.
The value of Relec is obtained using TLM measurements reported in Refs. 36 and 42. The
process to find optimal parameters in Rhole, which is non-linear and bias-dependent, is as
follows. First, we choose a large negative value of Vgs such that the term exp(aVgsi) → 0
(see Eq. (9)). This allows us to extract appropriate values of Rohmic,1(2) and γ using the
measured output characteristics. On the other hand, at very low |Vgs|, exp
(
aVgsi
)
in Eq. (9)
approaches unity. Using experimental I-V data in this regime, we can identify the value of
R01(2). The parameters a1(2) and V01(2) are empirical in nature and extracted by minimizing
the least-square error between the model and experimental I-V data. Finally, we use the
I-V measurements at different temperatures to identify the temperature dependence of key
model parameters, namely mobility, saturation velocity, punch-through factor, and threshold
voltage. The extracted temperature coefficients lie in the expected range based on previous
experimental and theoretical predictions.
Appendix B: Carrier concentration dependent mobility model
In recent experimental work, the effect of carrier concentration on both hole and electron
mobility in back-gated BP FETs was explored over a broad range of temperatures.50 As a
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Dataset1: L = 1 µm, W = 7.32 µm, tBP = 7.3 nm, tox = 15 nm, with rotational angle 42
◦,
and T = 298 K
1
FIG. 10. (a) hole threshold voltage (Vth) for first dataset obtained from the model, at room
temperature, by using Eq. (7) for ∆3h 6= 0 (solid line), and ∆3h = 0 (dashed line), (b) transfer
characteristics (Ids-Vgs) for dataset 1, at room temperature, by setting ∆3h = 0 in Eq. (7), (c)
transfer conductance (gm = ∂Ids/∂Vgs) for dataset 1 with α
′
e/h = 0.5αe/h at room temperature.
Solid lines are model fits, while symbols correspond to experimental data.
result of electrostatic screening in the sample, the carrier mobility was found to increase
with an increase in carrier concentration for all temperatures ranging from 77 K to 295 K.
To handle the variation in carrier mobility with carrier concentration, Eq.(12) is modified
as
µe/h = µ0,e/h
(
1 +
Qx0,e/h
Q0,e/h
)Be/h (
298
T
)ξµ,e/h
, (B1)
where µ0,e/h, Be/h, and Q0,e/h are fitting parameters depending on the oxide dielectric con-
stant, BP crystal orientation, and impurity density,61 Qx0,e/h is also given in Eq. 4.
The updated model introduces an additional three fitting parameters, which can be de-
termined from measurement data such as in Ref. 50. Model parameters corresponding to
dataset 2 at 298 K are extracted using Eq.B1 for the hole mobility. The fitting results
are shown in Fig. 11. Here, only the parameters corresponding to the contact resistances
(Rohmic1(2), R01(2), and a1(2)), shift in threshold voltage (∆1h(2h)), and empirical parameter
α′ are tweaked, while the remainder model parameters are the same as those reported in
Table III. With a positive value of Be/h, the carrier mobility increases at higher Vgs (higher
carrier concentration), necessitating a slightly larger value of the hole contact resistance to
match the experimental Ids data in on-state.
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Dataset 2: L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, with rotational angle of 40
◦
FIG. 11. Transfer characteristics (Ids-Vgs) for dataset 2, at room temperature, by using Eq.B1 for
hole mobility. µ0,e/h = 60 cm
2/Vs, Be/h = 1.5, Q0,e/h = 0.03 C/m
2, Rohmic1(2) = 0.0016(0.0017)
Ω-m, R01(2) = 0.1155(0.0146) Ω-m, a1(2) = 2.0972(1.4910) 1/V, ∆1h(2h) = 0.69(0.81) V(1/V), and
α′ = 4.7, all other fitting parameters are equal to the values mentioned in Table III. Solid lines are
model fits, while symbols correspond to numerical data.
Appendix C: Electrostatic potential and contact resistances
To understand the nonlinearity of contact resistances, we consider the data obtained
from numerical simulations using Synopsys Sentaurus (datasets 3 and 4 in the main text).
In Fig. 12, electrostatic potential distribution for Vgs = 1.1, Vds = 0.1 V and 2.5 V is
shown. Results in Fig. 12(a) and (b) show that the carriers paths between the source/drain
contacts depend on the applied bias voltages for the back-gated device. This is in agreement
with the discussion in Sec. II B. For Vds < Vgs, only paths 1 and 2 labeled in Fig. 1 are
transparent for current conduction. However, additional conduction paths for both carrier
types contribute to current when Vds > Vgs. On the other hand, for top-gated structure, as
shown in Figs. 12(c) and (d), carrier transport is independent of the bias voltages.
The analytic charge model (Eq. 4 in Sec. IIA) is validated by comparing the results
against the charges obtained numerically for dataset 4. Results are shown in Fig. 13. The
model also faithfully reproduces the behavior of inversion capacitance (-∂(Qx0,e+Qx0,h)/∂Vgs)
versus Vgs, thus validating our charge modeling approach.
25
1FIG. 12. Surface plot of the electrostatic potential for the back-gated simulated device with
Lch = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, and Lcont = 1.16 µm (dataset 4) for
(a) Vgs = 1.1 V and Vds = 0.1 V and (b) Vgs = 1.1 V and Vds = 2.5 V, and top-gated structure
(dataset 3) with L = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox,back = 15 nm, tox,top = 10 nm, and
Lcont = 1.16 µm for (c) Vgs = 1.1 V and Vds = 0.1 V and (d) Vgs = 1.1 V and Vds = 2.5 V.
Appendix D: Verilog-A and circuit simulation
The model is implemented in Verilog-A to perform circuit simulations in SPICE. In
Fig. 14, the model is used to simulate the dc behavior of a BP-based inverter and the transient
behavior of a BP-based 3-stage ring oscillator circuit. Transistor parameters corresponding
to dataset 2 are used for these simulations. The results show the mathematical robustness of
the model, ease of computation, and the capability to handle large-scale circuit simulations.
The model developed in this paper also satisfies the Gummel symmetry test (GST) re-
quired for physically accurate and well-behaved compact models. According to the GST,
the model must have a symmetric formulation around Vds = 0 V. Additionally, the higher
order derivatives of current must be continuous.62 To demonstrate that the model passes the
GST, the source and drain are biased differentially (Vx and −Vx), while the gate terminal
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Numerical simulation: Lch = 0.3 µm, W = 3.16 µm, tBP = 8.1 nm, tox = 15 nm, and contact
length Lcont = 1.16 µm.
1
FIG. 13. Model fit to the numerical data obtained from TCAD simulation at room temperature for
Vds = −0.1,−0.5 V: (a) total charge (Qx0,e +Qx0,h) as a function of Vgs, (b) inversion capacitance
(-∂(Qx0,e +Qx0,h)/∂Vgs) as a function of Vgs. Solid lines are model fits, while symbols correspond
to numerical data.
1
FIG. 14. (a) DC simulation of inverter: output voltage as a function of input voltage for VDD = 1
V. Inset shows schematic of an inverter, (b) transient simulation for 3-stage ring oscillator where
CL = 3 fF. Inset indicates the schematic of the 3-stage ring oscillator, (c) results of the Gummel
symmetry test (GST) for the (i) current, (ii) first, (iii) second, and (iv) third order derivatives of
current with respect to Vx for Vgs = 1 V with arbitrary units. Transistor parameters are same as
dataset 2.
has a fixed voltage. Results of the GST reported in Fig. 14 (c) verify that the model and
its higher order derivatives are symmetric around Vx = 0 V.
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